Si-Substrate Modeling toward Substrate-Aware Interconnect Resistance and Inductance Extraction in SoC Design

Authors

• Toshiki KANAMOTO
• Tatsuhiko IKEDA
• Akira TSUCHIYA
• Hidetoshi ONODERA
• Masanori HASHIMOTO