Hierarchical-Analysis-Based Fast Chip-Scale Power Estimation Method for Large and Complex LSIs Authors Yuichi NAKAMURA Takeshi YOSHIMURA Downloads Requires Subscription PDF Published 2006-12-01 Issue Vol. E89-A, No. 12 December 2006 Section Papers