Multi-Clock Cycle Paths and Clock Scheduling for Reducing the Area of Pipelined Circuits

Authors

Bakhtiar Affendi ROSDI
Atsushi TAKAHASHI

Downloads

Requires Subscription PDF

Published

2006-12-01

Issue

Vol. E89-A, No. 12 December 2006

Section

Papers